On the basis of the classical Quatro-10T structure, this paper proposes a novel radiation-hardened SRAM cell with the bulk silicon process read-write separation mode. At the circuit level, the gate isolation mode of double-ended writing and single-ended reading is adopted, which greatly improves the read static noise margin whilst guaranteeing the writing speed. Moreover, the use of single-ended reading lines reduces the switching power consumption of memory cells (the main part of dynamic power consumption), and stacked PMOS transistors are used to ensure the same driving capacity and area size at the layout level. Given the introduction of source isolation technology, the 3-D TCAD mixedmode simulation results corroborate that the proposed RHBQ (Radiation Hardened Based on Quatro-10T) SRAM cell has a greatly more efficient single event upset immunity than the classical Quatro-10T cell.
Introduction
Currently, the rapid development of the semiconductor industry and the continuous reduction of process technology have become the mainstream trend of integrated circuit development. However, whilst the size reduction brings high operating frequency and strong storage performance, the challenges and threats of single-event effects become severe [1, 2, 3, 4] . The SRAM memory cell becomes a sensitive device for a single-event effect (SEE) given its particularity and sensitivity, and single event upset (SEU) is the main cause of soft errors in SEE under a small size process. In addition, with industries' requirements for the low-power performance of chips, the source voltage of a memory device represented by SRAM continuously reduces, thereby further increasing the probability of the occurrence of SEU. Therefore, improving the anti-radiation reinforcement design of SRAM anti-SEU performance is necessary and urgent.
Many SRAM cells for radiation-hardened designs and differences in performances have currently emerged. One of them is the classic hardened cell based on the feedback mechanism-Quatro-10T SRAM [5, 6, 7] (Fig. 1(a) ). This structure was proposed by Shah M. Jahinuzzaman et al. in 2009 and is widely applied due to its superior circuit performance and radiation resistance. Compared with the traditional 6T SRAM cell, two redundant storage nodes (X0 and X1) are added in Quatro-10T, and any one of the storage nodes is controlled by two of the other three storage nodes. Therefore, when a storage node is flipped by high-energy particle radiation, it will only affect half of the other node. For instance, the states of the storage nodes Q, QB, X0 and X1 must be assumed to be '0', '1', '1' and '0', respectively. In this case, when the potential of X0 is reversed ('1' ! '0') by the single-particle radiation, the pull-up transistor PB is turned on, but the pull-down transistor NR1 is also turned on. Hence only the upper/ lower pull tube must be reasonably sized to inhibit the state of other nodes from being affected even if the state of the irradiated point flips.
However, this Quatro-10T cell is not completely immune to SEU. For instance, when Q or QB is '0' ! '1' flipped, the memory cell will also be flipped. Thus, the immune performance must be optimized. Moreover, the Quatro-10T cell still has considerable room for improvement in read/write speed, read/write stability, and power consumption. Therefore, in the optimization design, considering the performance of radiation immunity and circuit characteristics is necessary to make the design rigorous and comprehensive practical value and research significance.
Proposed RHBQ SRAM cell
On the basis of the above improvement needs, this study proposed a novel radiation hardened SRAM cell (RHBQ), which is based on the traditional Quatro-10T structure and combined with the source isolation reinforcement technology [8, 9, 10] (Fig. 1(b) ). Compared with the Quatro-10T cell, RHBQ greatly improves the speed of data writing and stability of data reading (read static noise margin) whilst reducing static and dynamic power consumptions. The following will be based on TSMC 65 nm technology using the Cadence circuit simulation platform to simulate and verify the performance indicators of the two structures.
The proposed RHBQ SRAM cell uses source isolation technology and the read-write separation mode of singleend reading and double-end writing. In size and structure, the width-length ratio (W/L) of the PMOS transistors PA, PB, PC1, PC2, PD1 and PD2 is 70 nm/65 nm, that of the NMOS transistors N1, N2, N3 and N4 is 70 nm/65 nm and that of NL1, NL2, NR1 and NR2 is 210 nm/65 nm. The pull-up PMOS transistors of Quatro-10T in RHBQ structure are divided into two small-sized PMOS transistors, namely, PC1, PC2 and PD1, PD2. Meanwhile, PA and PB are changed into small-sized ones, and two access transistors (N1 and N2) are further divided into four small sizes of N1, N2, N3 and N4. The NMOS drive transistors (NL1, NL2, NR1 and NR2) still remain. As a result, this stacked structure effectively improve the anti-irradiation performance whilst guaranteeing almost same as Quatro in the area (−8.3%) and the transistor sizes of both cell are shown in Fig. 1 . Moreover, the proposed design adopts the gateisolated single-end reading mode to improve the write speed, read static noise margin (RSNM) and reduce the dynamic power consumption of the SRAM cells. In this mode, RL refers to reads control word lines; WL refers to write control word lines; storage nodes Q and QB are connected with bit line BL and reverse line BLB through access pipes N1 and N2 and the switching of N1 and N2 is controlled by write line WL. The reader line RL and storage node QB control the gating of N3 and N4, respectively, to correlate the relationship between the reverse line BLB and storage node. In addition, X0 and X1 are redundant storage nodes, and the radiation resistance of the unit is also enhanced by the feedback structure between four storage nodes.
We assume that Q = '0', QB = '1', X0 = '1', X1 = '0', respectively. The radiation sensitivity analysis of the storage nodes (Q, QB, X0 and X1) of the two cells will be analysed below.
Case1-vulnerability of node X0: Fig. 1 (b) exhibits that the X0 node is assumed to be in a state flip ('1' ! '0') when the drain of NL1 is struck. At this time, the PMOS transistors PB, PC1 and PC2 will be turned from the off state to the instant on. However, given that the state '1' of the QB node is not affected, the NMOS transistors NR1 and NL2 remain turned on, and finally, the X0 node is restored to the state '1', and the other nodes are restored to the initial state.
Case2-vulnerability of node X1: When the X1 node is flipped by ion striking ('0' ! '1'), the PMOS transistors PA, PD1 and PD2 will be turned from the on state to the instantaneous state to allow other nodes to maintain the initial state. Finally, the X1 node will be restored to '0'.
Case3-vulnerability of node QB: When the QB node is flipped ('1' ! '0') due to ion striking, NR1 and NL2 will be turned off, so that other storage nodes will maintain the initial state, and finally, the QB will be restored to '1'.
Case4-vulnerability of node Q: When the Q node is overturned due to ion striking ('0' ! '1'), NL1 and NR2 will turn from off state to instant turn on, and the QB and X0 nodes will undergo a '1' ! '0' flip, and X1 will then also undergo a '0' ! '1' flip, and finally, the entire cell will be flipped.
However, compared with Quatro-10T, RHBQ adopts the stacked transistor technology and the layout topology optimization, which can effectively reduce the charge sharing of the pull-up PMOS (parasitic bipolar amplification effect as the main cause in charge collection), thereby suppressing this flipping to some extent, which will be verified in the next section.
Simulation results and analysis
3.1 Analysis of SRAM cell reading and writing speed simulation The writing speed is measured by the write data delay time, and the write data delay is defined as the time it takes for the storage node to flip 90% when the word line voltage rises to VDD/2 (50%) [11] . Fig. 2 exhibits the write operation simulation waveform of the RHBQ and Quatro-10T SRAM cells. The figure shows that the RHBQ write operation time is approximately 0.596 ns faster than Quatro-10T, which is nearly 44% higher. This is due to changes in the internal topology, which makes the pull-up converter weaker such that RHBQ data writing becomes easier with respect to the Quatro-10T.
The reading speed is measured by the read data delay time, and the read data delay is defined as the time taken when the word line voltage rises to VDD/2 (50%) and the difference between the two lines up to 50 mV [12, 13] . Furthermore, the simulation shows that the RHBQ SRAM cell is roughly 0.091 ns slower than the Quatro-10T SRAM cell because the RHBQ cell's access transfer transistor size is smaller than that of the Quatro-10T; hence, the discharge drive capability will be slightly worse. However, this issue can be solved by appropriately increasing the size of N3 and N4 without affecting the other performances of memory cells.
Analysis of SRAM cell stability simulation
Among the circuit-level performance of the SRAM cells, read-write stability is one of the key metrics, usually measured by the read/write static noise margin (RSNM/WSNM) or the read/write margin (RM/WM). The static noise margin refers to the maximum DC noise voltage that can be tolerated before the storage state changes. In addition, various analysis methods emerge, which include butterfly curve, word/bit line voltage driving and N-curve analyses [14, 15] . By contrast, the margin reflects the ease of reading and writing data. Taking the write margin as an example, it refers to the minimum word line/bit line voltage that causes the stored data to be flipped [16, 17, 18] . The larger the value of WM, the stronger the writing capability. Furthermore, in the simulation analysis of this design, the read operation stability is measured by the RSNM, and the write operation stability is measured by the WM. The following will be thoroughly analysed. The write margin here uses the minimum word line voltage discrimination method. Fig. 3 depicts that the WM data waveforms of the RHBQ and Quatro-10T cells are given under the conditions of TT process corner, temperature of 27°C, WMs of 302 mV and 125.3 mV, respectively. Table I gives the WM comparison values of the two cells under different power supply voltages further verify the WM difference between RHBQ and Quatro-10T. Evidently, the WM value of the RHBQ cell is roughly three times that of the Quatro-10T cell; thus, RHBQ is significantly better than Quatro-10T in terms of writing ability.
During the read operation of the SRAM cells, it is susceptible to interference from external noise at this time as the access transistors are in the on state and are discharged from the corresponding storage node to the singlesided bit line. The noise immunity is generally measured by the read noise margin. The larger the RSNM value, the stronger the anti-noise performance; otherwise, the worse. Fig. 4 shows the RSNM of RHBQ and Quatro-10T at a TT, 1.2 V and 27°C. Moreover, the RSNM values are 464.6 mV and 292.6 mV, respectively. Fig. 5 shows the RSNM variation for the same supply voltage and different temperatures and process corners.
It can be seen that although the RSNM will vary with temperature and process corner, the RHBQ cell is significantly higher than the Quatro-10T cell, indicating that the read operation stability of the RHBQ is superior. This is mainly because the RHBQ cell adopts the single-side read mode of gate-side isolation, and the gate oxide layer of the transfer transistor effectively isolates the direct connection between the storage node and the external circuit, thereby improving its anti-noise performance. Table II shows the leakage current simulation data and power consumption data of the RHBQ and Quatro-10T cells under TT, 1.2 V and 27°C. The static power consumption of RHBQ and Quatro-10T are 0.124 nW and 0.138 nW respectively. It can be seen that the static power consumption of RHBQ cells is about 10% lower than that of Quatro-10T cells. This is mainly due to the change of the internal topology of RHBQ cell, which weakens the pull-up current and reduces the overall leakage current, so that the static power consumption can be reduced appropriately. Table III presents the comparison of read current, write current and dynamic power consumption data between the RHBQ and Quatro-10T cells at TT, 1.2 V and 27°C. The table further shows that the dynamic power consumption of RHBQ and Quatro-10T are 5.07 uW and 21.18 uW, respectively, that is, the dynamic power consumption of the RHBQ cells is approximately 76.1% lower than that of the Quatro-10T cells. The main reason is that the RHBQ SRAM cells adopt the gate-isolated read-write separation mode, which reduces the switching frequency of transistor and reduces the switching power consumption when reading data. 3.4 Simulation analysis of anti-irradiation performance of SRAM cell TCAD is a computer aided design technology which can simulate the semiconductor fabrication and electrical characteristics of devices. The Sentaurus TCAD of Synopsys Corporation is used in this design simulation platform, which is also a widely used semiconductor process simulation and device simulation tool [19, 20, 21, 22, 23] . In addition, the TCAD mixed-mode is adopted, that is, the TCAD model of the sensitive transistor to be studied is established, and the other transistors are replaced by the SPICE model [24, 25, 26] . Fig. 6 presents the 3D (three dimensional) model and layout overview. Moreover, the constant (1 Â 10 16 cm −3 ) doping mode is adopted on the P-substrate of transistors, the 3D size (three dimensional model size) is 20 um Â 20 um Â 20 um, and the P+ deep well is composed of Gauss doping profile whose peak value is 1 Â 10 18 cm −3 . Furthermore, the back side of substrate contact is utilized along the bottom surface, and the influence particle is simulated by the TCAD heavy ion physical model. Ultimately, the track orbit length and radius are fixed at 10 um and 50 nm, respectively. The MOSFETs used in TCAD models are calibrated from commercial 65 nm bulk CMOS process design kit (PDK). Fig. 7 shows the calibration results of the Id-Vd and Id-Vg. Fig. 6 illustrates that the surface of the model element is parallel to the X-Z plane and that the Y axis is perpendicular to the surface of the model cell to the bottom. The direction angle of the simulated ion striking is characterised by θ and β, where θ represents the angle between the incident ion direction and the positive direction of the Yaxis, and β represents the projection between the incident ion direction on the X-Z plane and the positive direction of the X-axis [27] . Moreover, the energy of the incident ion is characterised by the LET (linear energy transfer) value (unit: MeV-cm 2 /mg). The larger the LET value, the higher the energy of the ion striking. It is known from analysis and related research that for a memory cell in a certain storage state (the word line is set low at this time, such as: WL = '0', RL = '0'), wherein the drain of transistor is vulnerable node. These drains will be the key nodes susceptible to radiation. Therefore, this study will explore the anti-irradiation of key nodes under two storage states (state 1: Q = '0'/QB = '1'; state 2: Q = '1'/QB = '0'). (1) For the storage state 1: The state of each node at this time is: Q = '0', QB = '1', X0 = '1', X1 = '0', and the bit line voltage is: WL = '0', RL = '0'. Therefore, the PMOS transistors PB, PC1, and PC2 are in the off state, and their drain are critical nodes. (2) For the storage state 2: The state of each node at this time is: Q = '1', QB = '0', X0 = '0', X1 = '1', and the bit line voltage is: WL = '0', RL = '0'. Therefore, at this time, the NMOS transistors NR1 and NL2 are in the off state, and their drains are critical nodes. To compare and verify the single-node SEU performance of the two cells, the incident ions are subjected to normal striking at a vertical angle ( ¼ 90°) to the sensitive key nodes and simulated in the two storage states analysed above. The LET values are 1.2 MeV-cm 2 /mg, 10 MeV-cm 2 /mg, 40 MeV-cm 2 /mg, 80 MeV-cm 2 /mg and 120 MeV-cm 2 /mg corresponding to the voltage waveform of each sensitive node. Fig. 8 ellustrates that until LET ¼ 120 MeV-cm 2 /mg, the potential at each key node still does not undergo state flipping and basically has excellent performance against complete single-node flipping.
Analysis of SRAM cell power simulation
However, in the case of state 1 (Q = '0', QB = '1'), when the sensitive node PC's drain is normally striking ( ¼ 90°), once the LET reaches 1.2 MeV-cm 2 /mg, the state flip (Q:'0' ! '1', QB:'1' ! '0') will occur. The simulation waveform is shown in Fig. 9 below. In other words, the flip threshold is only between 1.1 MeV-cm 2 /mg and 1.2 MeV-cm 2 /mg. It can be basically determined that the classical Quatro-10T SRAM cell does not has complete anti-single-node flip performance. When the two cells are in state 1, the results of state reversal when normal striking of the drain of PC/PC1 are compared as shown in Table IV below.
To further consider the charge sharing effect, the anti-SEMNUs (Single Event Multiple-Node Upsets) performance of the RHBQ SRAM cells is analysed and verified [28, 29, 30] . Moreover, the incident particles are obliquely hit on sensitive key nodes in the form of multi-angle ( ¼ 0°, 60°; ¼ 0°, 180°). Fig. 10 and Fig. 11 show the simulation results of each node. Clearly, even if LET ¼ 60 MeV-cm 2 /mg, the storage state will not have potential flips under multi-angle incident ions and has a better anti-SEMNUs performance. 
Conclusion
On the basis of classic Quatro-10T, this study proposes a novel anti-radiation SRAM (RHBQ) cell with single-sided read and double-sided write with gate-side isolation. Compared with the former, the RSNM of the proposed cell is increased by approximately 58.8%, and the dynamic power consumption is reduced by nearly 76.1%. In addition, the stacked transistor structure is adopted inside RHBQ. Given that the pull-up current is weakened, the write speed is increased by roughly 44%, the WM is increased by nearly 141%, and the static power consumption is reduced by approximately 10%. Moreover, the SEU threshold of Quatro-10T under normal striking is only between 1.1 MeV-cm 2 /mg and 1.2 MeV-cm 2 /mg, which does not have complete anti-single node flip performance. However, for the proposed RHBQ cell, when the LET value is up to 120 MeV-cm 2 /mg, the storage nodes will not undergo state flipping and will basically have the SEU immune for any storage node inside. Furthermore, under the multi-angle striking, until the LET value is up to 60 MeV-cm 2 /mg, the RHBQ SRAM cell will not undergo state flipping and will have better SEMNUs immunity. Therefore, the proposed SRAM cell has superior circuit performance and anti-irradiation performance compared with the classic Quatro-10T SRAM cell. 
